The main factors contributing to the cost of system-on-a-chip (SOC) manufacturing test are the required number of tester pins, the test application time, the tester memory requirements and the area overhead required by the test resources. These factors contribute with different weights, depending on the cost model of each SOC. Several methods have been recently proposed to optimize each of these factors, however none of the existing methods employs an objective function derived from the actual cost model of each product. This paper proposes a Genetic Algorithmbased test cost optimisation method, which enables the test designer to target directly the solutions matching the test cost model specific to each SOC.
The proposed cost model driven TRP method was experimentally validated using 10 hypothetical SoCs, containing between 8 and 15 cores and TAM widths w ranging between 8 and 15 lines. The following parameters were used in the GA. For each setup, the length of C := (C i ) i=1,··· ,ncores equals the number of cores and the length of D was set to 40. 60 generations are processed to obtain the desired solution. Each generation contains a population of 100 phenotypes. The crossover-rates were P C × := 0.9 and P D × := 0.3, and the mutation-rates M C := 0.07 and M D := 0.01. TDC. In this case, the cost model driven method, due to its heuristic nature, under-performs the fixed objective method, the average cost increase is < 10%. This is however a very unrealistic cost model since it does not take into account other factors which contribute to the overall cost of test, such as TCC and AO. These experiments show that by driving the TRP optimization using a customizable objective function, as the case with the proposed method, derived from the actual cost model of the SOC can lead to significant reductions in the overall cost of test.
Figures and tables Figure 1 . TRP using test data compression 
